DS1110S-80+【PDF 6/8 页】IC DELAY LINE 10TAP 16-SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1993

2页 3页 4页 5页 [6页]7页 8页

DS1110

Terminology

Period: The time elapsed between the leading edge of

the first pulse and the leading edge of the following pulse.

tWI (Pulse Width): The elapsed time on the pulse

between the 1.5V point on the leading edge and the

1.5V point on the trailing edge, or the 1.5V point on the

trailing edge and the 1.5V point on the leading edge.

tRISE (Input Rise Time): The elapsed time between the

20% and the 80% point on the leading edge of the

input pulse.

tFALL (Input Fall Time): The elapsed time between the

80% and the 20% point on the trailing edge of the

input pulse.

tPLH (Time Delay, Rising): The elapsed time between

the 1.5V point on the leading edge of the input pulse

and the 1.5V point on the leading edge of any tap out-

put pulse.

tPHL (Time Delay, Falling): The elapsed time between

the 1.5V point on the trailing edge of the input pulse

and the 1.5V point on the trailing edge of any tap out-

put pulse.

Test Setup Description

Figure 3 illustrates the hardware configuration used for

measuring the timing parameters on the DS1110. A

precision pulse generator under software control pro-

duces the input waveform. Time delays are measured

by a time interval counter (20ps resolution) connected

10-Tap Silicon Delay Line

______________________________________________________________________

PULSE

GENERATOR

TIME

INTERVAL

COUNTER

VHF SWITCH

CONTROL UNIT

STOP

DEVICE UNDER TEST

Z0 = 50

START

Figure 3. Test Circuit

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式